

Dynamic Trade-Off Management for CPS

Francesca Palumbo¹, Claudio Rubattu¹, Carlo Sau², Tiziana Fanni²,
Paolo Meloni², Luigi Raffo²



¹Università degli Studi di Sassari, PolComIng



²Università degli Studi di Cagliari, DIEE



Outline

- Introduction
 - CERBERO and Cyber Physical Systems
 - HEVC Codec and Software Approximate Computing
- Approximate HEVC interpolators
 - Coarse-Grained Reconfiguration
 - From CG HEVC Interpolators to CGR HEVC Interpolators
- Results
 - Achieved Adaptivity
 - Comparison with the State of the Art
- Conclusions

Outline

- Introduction
 - CERBERO and Cyber Physical Systems
 - HEVC Codec and Software Approximate Computing
- Approximate HEVC interpolators
 - Coarse-Grained Reconfiguration
 - From CG HEVC Interpolators to CGR HEVC Interpolators
- Results
 - Achieved Adaptivity
 - Comparison with the State of the Art
- Conclusions

CERBERO project

Cross-layer model-based framework for multi-objective design of Reconfigurable systems in uncertain hybrid environments

→ continuous design environment for **Cyber-Physical Systems (CPS)** including modelling, deployment and verification



CERBERO project

Cross-layer model-based framework for multi-objective design of Reconfigurable systems in uncertain hybrid environments

→ continuous design environment for **Cyber-Physical Systems (CPS)** including modelling, deployment and verification

Self-healing system for planetary exploration



CERBERO project

Cross-layer model-based framework for multi-objective design of Reconfigurable systems in uncertain hybrid environments

→ continuous design environment for **Cyber-Physical Systems (CPS)** including modelling, deployment and verification



Self-healing system for planetary exploration



Smart Travelling for Electric Vehicle



CERBERO project

Cross-layer model-based framework for multi-objective design of Reconfigurable systems in uncertain hybrid environments

→ continuous design environment for **Cyber-Physical Systems (CPS)** including modelling, deployment and verification



Self-healing system for planetary exploration



Smart Travelling for Electric Vehicle



Oceans Monitoring



Cyber Physical Systems (CPS)

Complex systems with **different interacting and deeply intertwined components**, providing multiple and distinct **behavioral modalities** potentially **changing over time**, that contribute **concurrently** to determine the behavior of the system as a whole.

Cyber Physical Systems (CPS)

Complex systems with **different interacting and deeply intertwined components**, providing multiple and distinct **behavioral modalities** potentially **changing over time**, that contribute **concurrently** to determine the behavior of the system as a whole.

Layers (dominant aspects):

- functional
- physical
- communication

Subjected to **Functional** (F) and **Non-Functional** (NF) requirements variation in time.


Cyber Physical Systems (CPS)

Complex systems with **different interacting and deeply intertwined components**, providing multiple and distinct **behavioral modalities** potentially **changing over time**, that contribute **concurrently** to determine the behavior of the system as a whole.

Layers (dominant aspects):


- functional
- physical
- communication

Subjected to **Functional** (F) and **Non-Functional** (NF) requirements variation in time.




High Efficiency Video Coding (HEVC)

Recent video codec developed by the Joint Collaboration Team on Video Coding (VCEG and MPEG). It provides up to **50% bit rate reduction at the same subjective video quality** with respect to previous standards (H.264).





High Efficiency Video Coding (HEVC)

Recent video codec developed by the Joint Collaboration Team on Video Coding (VCEG and MPEG). It provides up to **50% bit rate reduction at the same subjective video quality** with respect to previous standards (H.264).



High Efficiency Video Coding (HEVC)

Recent video codec developed by the Joint Collaboration Team on Video Coding (VCEG and MPEG). It provides up to **50% bit rate reduction at the same subjective video quality** with respect to previous standards (H.264).




Approximate HEVC Interpolation in Software

With high frame rates the **motion vector** could be composed of **fractional pixel** values. In these cases an **interpolation (FIR filtering)** of the matching block is necessary.

	1/4	1/2	3/4		
1/4	A₀₀	a ₀₀	b ₀₀	c ₀₀	A₀₁
1/2	d ₀₀	e ₀₀	f ₀₀	g ₀₀	
3/4	h ₀₀	i ₀₀	l ₀₀	m ₀₀	
	n ₀₀	o ₀₀	p ₀₀	q ₀₀	
	A₁₀				A₁₁

Approximate HEVC Interpolation in Software

With high frame rates the **motion vector** could be composed of **fractional pixel** values. In these cases an **interpolation (FIR filtering)** of the matching block is necessary.




luma MV α	legacy	approximate [1]			
	8/7 tap	7 tap	5 tap	3 tap	1 tap
1/4, 3/4	-1, 4, -10, 58, 17, -5, 1	-1, 4, -10, 58, 17, -5, 1	1, -6, 20, 54, -5	-4, 20, 48	64
1/2	-1, 4, -11, 40, 40, -11, 4, -1	-1, 4, 11, 40, 40, -11, 3	2, -9, 40, 40, -9	-9, 41, 32	64

chroma MV α	legacy	approximate [1]		
	4 tap	3 tap	2 tap	1 tap
1/8, 7/8	-2, 58, 10, -2	-3, 62, 5	58, 7	64
1/4, 3/4	-4, 54, 16, -2	-5, 58, 11	50, 15	64
3/8, 5/8	-6, 46, 28, -4	-7, 51, 20	41, 23	64
1/2	-4, 36, 36, -4	-6, 42, 28	32, 32	64

[1] E. Noguees et al., "Algorithmic-level approximate computing applied to energy efficient hevc decoding," IEEE Trans. On Emerging Topics in Computing, 2016.

Approximate HEVC Interpolation in Software

With high frame rates the **motion vector** could be composed of **fractional pixel** values. In these cases an **interpolation (FIR filtering)** of the matching block is necessary.



luma MV α	legacy	approximate [1]			
	8/7 tap	7 tap	5 tap	3 tap	1 tap
1/4, 3/4	-1, 4, -10, 58, 17, -5, 1	-1, 4, -10, 58, 17, -5, 1	1, -6, 20, 54, -5	-4, 20, 48	64
1/2	-1, 4, -11, 40, 40, -11, 4, -1	-1, 4, 11, 40, 40, -11, 3	2, -9, 40, 40, -9	-9, 41, 32	64

chroma MV α	legacy	approximate [1]		
	4 tap	3 tap	2 tap	1 tap
1/8, 7/8	-2, 58, 10, -2	-3, 62, 5	58, 7	64
1/4, 3/4	-4, 54, 16, -2	-5, 58, 11	50, 15	64
3/8, 5/8	-6, 46, 28, -4	-7, 51, 20	41, 23	64
1/2	-4, 36, 36, -4	-6, 42, 28	32, 32	64


→ up to **28% energy saving** with a **small degradation** of decoding quality on an ARM big.LITTLE SoC

[1] E. Nagues et al., "Algorithmic-level approximate computing applied to energy efficient hevc decoding," IEEE Trans. On Emerging Topics in Computing, 2016.

Outline


- Introduction
 - CERBERO and Cyber Physical Systems
 - HEVC Codec and Software Approximate Computing
- **Approximate HEVC interpolators**
 - Coarse-Grained Reconfiguration
 - From CG HEVC Interpolators to CGR HEVC Interpolators
- Results
 - Achieved Adaptivity
 - Comparison with the State of the Art
- Conclusions

Coarse-Grained Reconfiguration (CGR)



Reconfigurable computing provides a **trade-off between execution efficiency** typical of ASICs **and flexibility** mainly exhibited by GP devices.


Coarse-Grained Reconfiguration (CGR)



Reconfigurable computing provides a **trade-off between execution efficiency** typical of ASICs **and flexibility** mainly exhibited by GP devices.

	Fine-Grained (FG) bit-level	Coarse-Grained (CG) word-level
flexibility	😊	😐
speed	😐	😊
memory	😞	😐

CG HEVC interpolators




example N=4

0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

8×8

CG HEVC interpolators



serial horizontal 8-taps FIR

example N=4

$$y_3 = c_0x_2 + c_1x_3 + c_2x_4 + c_3x_5$$

$$y_2 = c_0x_1 + c_1x_2 + c_2x_3 + c_3x_4$$

$$y_1 = c_0x_0 + c_1x_1 + c_2x_2 + c_3x_3$$

$X_{8 \times 8}$


0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

→
horizontal
Filtering
(N-1 cols)

$Y_{8 \times 5}$

-	1	2	3	4	5	-	-
-	9	10	11	12	13	-	-
-	17	18	19	20	21	-	-
-	25	26	27	28	29	-	-
-	33	34	35	36	37	-	-
-	41	42	43	44	45	-	-
-	49	50	51	52	53	-	-
-	57	58	59	60	61	-	-

CG HEVC interpolators



serial horizontal 8-taps FIR

horizontally filtered rows

example N=4

$$y_3 = c_0x_2 + c_1x_3 + c_2x_4 + c_3x_5$$

$$y_2 = c_0x_1 + c_1x_2 + c_2x_3 + c_3x_4$$

$$y_1 = c_0x_0 + c_1x_1 + c_2x_2 + c_3x_3$$

$X_{8 \times 8}$


0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

→
horizontal
Filtering
(N-1 cols)

$Y_{8 \times 5}$

-	1	2	3	4	5	-	-
-	9	10	11	12	13	-	-
-	17	18	19	20	21	-	-
-	25	26	27	28	29	-	-
-	33	34	35	36	37	-	-
-	41	42	43	44	45	-	-
-	49	50	51	52	53	-	-
-	57	58	59	60	61	-	-

CG HEVC interpolators



example N=4

$$y_3 = c_0x_2 + c_1x_3 + c_2x_4 + c_3x_5$$

$$y_2 = c_0x_1 + c_1x_2 + c_2x_3 + c_3x_4$$

$$y_1 = c_0x_0 + c_1x_1 + c_2x_2 + c_3x_3$$

$$z_9 = c_0y_1 + c_1y_9 + c_2y_{17} + c_3y_{25}$$

$$z_{10} = c_0y_2 + c_1y_{10} + c_2y_{18} + c_3y_{26}$$

$$z_{11} = c_0y_1 + c_1y_9 + c_2y_{17} + c_3y_{25}$$

$X_{8 \times 8}$

0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

horizontal Filtering (N-1 cols)

$Y_{8 \times 5}$


-	1	2	3	4	5	-	-
-	9	10	11	12	13	-	-
-	17	18	19	20	21	-	-
-	25	26	27	28	29	-	-
-	33	34	35	36	37	-	-
-	41	42	43	44	45	-	-
-	49	50	51	52	53	-	-
-	57	58	59	60	61	-	-

vertical Filtering (N-1 rows)

$Z_{5 \times 5}$

-	-	-	-	-	-	-	-
-	9	10	11	12	13	-	-
-	17	18	19	20	21	-	-
-	25	26	27	28	29	-	-
-	33	34	35	36	37	-	-
-	41	42	43	44	45	-	-
-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-

CG HEVC interpolators



example N=4

$$y_3 = c_0x_2 + c_1x_3 + c_2x_4 + c_3x_5$$

$$y_2 = c_0x_1 + c_1x_2 + c_2x_3 + c_3x_4$$

$$y_1 = c_0x_0 + c_1x_1 + c_2x_2 + c_3x_3$$

$$z_9 = c_0y_1 + c_1y_9 + c_2y_{17} + c_3y_{25}$$

$$z_{10} = c_0y_2 + c_1y_{10} + c_2y_{18} + c_3y_{26}$$

$$z_{11} = c_0y_1 + c_1y_9 + c_2y_{17} + c_3y_{25}$$

$X_{8 \times 8}$

0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

→
horizontal
Filtering
(N-1 cols)

$Y_{8 \times 5}$


-	1	2	3	4	5	-	-
-	9	10	11	12	13	-	-
-	17	18	19	20	21	-	-
-	25	26	27	28	29	-	-
-	33	34	35	36	37	-	-
-	41	42	43	44	45	-	-
-	49	50	51	52	53	-	-
-	57	58	59	60	61	-	-

→
vertical
Filtering
(N-1 rows)

$Z_{5 \times 5}$


-	-	-	-	-	-	-	-
-	9	10	11	12	13	-	-
-	17	18	19	20	21	-	-
-	25	26	27	28	29	-	-
-	33	34	35	36	37	-	-
-	41	42	43	44	45	-	-
-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-

CGR HEVC interpolators




[2] F. Palumbo et al., "Runtime energy versus quality tuning in motion compensation filters for HEVC," Proc. of the PDeS Conf., 2016.

CGR HEVC interpolators




[2] F. Palumbo et al., "Runtime energy versus quality tuning in motion compensation filters for HEVC," Proc. of the PDeS Conf., 2016.

CGR HEVC interpolators




[2] F. Palumbo et al., "Runtime energy versus quality tuning in motion compensation filters for HEVC," Proc. of the PDeS Conf., 2016.

CGR HEVC interpolators



[2] F. Palumbo et al., "Runtime energy versus quality tuning in motion compensation filters for HEVC," Proc. of the PDeS Conf., 2016.

CGR HEVC interpolators



profile

HIGH

quality	# taps	energy
---------	--------	--------

luma

8/7




chroma

4

[2] F. Palumbo et al., "Runtime energy versus quality tuning in motion compensation filters for HEVC," Proc. of the PDeS Conf., 2016.


CGR HEVC interpolators



profile	HIGH			MEDIUM		
	quality	# taps	energy	quality	# taps	energy
luma	☺	8/7	☹	☹	5	☹
chroma		4			3	

[2] F. Palumbo et al., "Runtime energy versus quality tuning in motion compensation filters for HEVC," Proc. of the PDeS Conf., 2016.

CGR HEVC interpolators



profile	HIGH			MEDIUM			LOW		
	quality	# taps	energy	quality	# taps	energy	quality	# taps	energy
luma	☺	8/7	☹	☹	5	☹	☹	3	☹
chroma		4			3			2	☺



[2] F. Palumbo et al., "Runtime energy versus quality tuning in motion compensation filters for HEVC," Proc. of the PDeS Conf., 2016.

Outline

- Introduction
 - CERBERO and Cyber Physical Systems
 - HEVC Codec and Software Approximate Computing
- Approximate HEVC interpolators
 - Coarse-Grained Reconfiguration
 - From CG HEVC Interpolators to CGR HEVC Interpolators
- **Results**
 - Achieved Adaptivity
 - Comparison with the State of the Art
- Conclusions



Achieved Adaptivity

design @200 MHz Xilinx XC7Z020	LUT	FF	BRAM	DSP	Fmax [MHz]	tap	dP (Vivado) [mW]	dE [μJ]	time per block [cycles]	# interpolated pixels in a fixed time
legacy_luma	212	37	4	16	213	8	11	0.248	460	57957
reconf_luma (vs legacy %)	582 (+175%)	85 (+130%)	4 (+0%)	16 (+0%)	200 (-6%)	8	12 (+9%)	0.270 (+9%)	460 (+0%)	57957 (+0%)
						7	11 (+0%)	0.245 (-1%)	395 (-14%)	59033 (+2%)
						5	10 (-9%)	0.217 (-12%)	265 (-42%)	61191 (+6%)
						3	10 (-9%)	0.211 (-15%)	135 (-71%)	63357 (+9%)
legacy_chroma	163	33	2	8	217	4	9	0.053	107	14753
reconf_chroma (vs legacy %)	383 (+135%)	65 (+97%)	2 (+0%)	8 (+0%)	200 (-12%)	4	9 (+0%)	0.053 (+0%)	107 (+0%)	14753 (+0%)
						3	8 (-11%)	0.045 (-13%)	73 (-32%)	15293 (+4%)
						2	6 (-33%)	0.033 (-37%)	39 (-64%)	15835 (+7%)





Achieved Adaptivity

design @200 MHz Xilinx XC7Z020	LUT	FF	BRAM	DSP	Fmax [MHz]	tap	dP (Vivado) [mW]	dE [μ J]	time per block [cycles]	# interpolated pixels in a fixed time
legacy_luma	212	37	4	16	213	8	11	0.248	460	57957
reconf_luma (vs legacy %)	582 (+175%)	85 (+130%)	4 (+0%)	16 (+0%)	200 (-6%)	8	12 (+9%)	0.270 (+9%)	460 (+0%)	57957 (+0%)
						7	11 (+0%)	0.245 (-1%)	395 (-14%)	59033 (+2%)
						5	10 (-9%)	0.217 (-12%)	265 (-42%)	61191 (+6%)
						3	10 (-9%)	0.211 (-15%)	135 (-71%)	63357 (+9%)
legacy_chroma	163	33	2	8	217	4	9	0.053	107	14753
reconf_chroma (vs legacy %)	383 (+135%)	65 (+97%)	2 (+0%)	8 (+0%)	200 (-12%)	4	9 (+0%)	0.053 (+0%)	107 (+0%)	14753 (+0%)
						3	8 (-11%)	0.045 (-13%)	73 (-32%)	15293 (+4%)
						2	6 (-33%)	0.033 (-37%)	39 (-64%)	15835 (+7%)





Achieved Adaptivity

design @200 MHz Xilinx XC7Z020	LUT	FF	BRAM	DSP	Fmax [MHz]	tap	dP (Vivado) [mW]	dE [μJ]	time per block [cycles]	# interpolated pixels in a fixed time
legacy_luma	212	37	4	16	213	8	11	0.248	460	57957
reconf_luma (vs legacy %)	<div style="border: 2px solid orange; padding: 5px; display: inline-block;"> 582 (+175%) 85 (+130%) 4 (+0%) 16 (+0%) </div>				<div style="border: 2px solid orange; padding: 5px; display: inline-block;"> 200 (-6%) </div>	8	12 (+9%)	0.270 (+9%)	460 (+0%)	57957 (+0%)
						7	11 (+0%)	0.245 (-1%)	395 (-14%)	59033 (+2%)
						5	10 (-9%)	0.217 (-12%)	265 (-42%)	61191 (+6%)
						3	10 (-9%)	0.211 (-15%)	135 (-71%)	63357 (+9%)
legacy_chroma	163	33	2	8	217	4	9	0.053	107	14753
reconf_chroma (vs legacy %)	<div style="border: 2px solid orange; padding: 5px; display: inline-block;"> 383 (+135%) 65 (+97%) 2 (+0%) 8 (+0%) </div>				<div style="border: 2px solid orange; padding: 5px; display: inline-block;"> 200 (-12%) </div>	4	9 (+0%)	0.053 (+0%)	107 (+0%)	14753 (+0%)
						3	8 (-11%)	0.045 (-13%)	73 (-32%)	15293 (+4%)
						2	6 (-33%)	0.033 (-37%)	39 (-64%)	15835 (+7%)





Achieved Adaptivity

design @200 MHz Xilinx XC7Z020	LUT	FF	BRAM	DSP	Fmax [MHz]	tap	dP (Vivado) [mW]	dE [μJ]	time per block [cycles]	# interpolated pixels in a fixed time
legacy_luma	212	37	4	16	213	8	11	0.248	460	57957
reconf_luma (vs legacy %)	582 (+175%)	85 (+130%)	4 (+0%)	16 (+0%)	200 (-6%)	8	12 (+9%)	0.270 (+9%)	460 (+0%)	57957 (+0%)
						7	11 (+0%)	0.245 (-1%)	395 (-14%)	59033 (+2%)
						5	10 (-9%)	0.217 (-12%)	265 (-42%)	61191 (+6%)
						3	10 (-9%)	0.211 (-15%)	135 (-71%)	63357 (+9%)
legacy_chroma	163	33	2	8	217	4	9	0.053	107	14753
reconf_chroma (vs legacy %)	383 (+135%)	65 (+97%)	2 (+0%)	8 (+0%)	200 (-12%)	4	9 (+0%)	0.053 (+0%)	107 (+0%)	14753 (+0%)
						3	8 (-11%)	0.045 (-13%)	73 (-32%)	15293 (+4%)
						2	6 (-33%)	0.033 (-37%)	39 (-64%)	15835 (+7%)




Achieved Adaptivity

design @200 MHz Xilinx XC7Z020	LUT	FF	BRAM	DSP	Fmax [MHz]	tap	dP (Vivado) [mW]	dE [μJ]	time per block [cycles]	# interpolated pixels in a fixed time
legacy_luma	212	37	4	16	213	8	11	0.248	460	57957
reconf_luma (vs legacy %)	582 (+175%)	85 (+130%)	4 (+0%)	16 (+0%)	200 (-6%)	8	12 (+9%)	0.270 (+9%)	460 (+0%)	57957 (+0%)
						7	11 (+0%)	0.245 (-1%)	395 (-14%)	59033 (+2%)
						5	10 (-9%)	0.217 (-12%)	265 (-42%)	61191 (+6%)
						3	10 (-9%)	0.211 (-15%)	135 (-71%)	63357 (+9%)
legacy_chroma	163	33	2	8	217	4	9	0.053	107	14753
reconf_chroma (vs legacy %)	383 (+135%)	65 (+97%)	2 (+0%)	8 (+0%)	200 (-12%)	4	9 (+0%)	0.053 (+0%)	107 (+0%)	14753 (+0%)
						3	8 (-11%)	0.045 (-13%)	73 (-32%)	15293 (+4%)
						2	6 (-33%)	0.033 (-37%)	39 (-64%)	15835 (+7%)



Comparison with the State of the Art




[3] V. Afonso et al., "Low cost and high throughput FME interpolation for the HEVC emerging video coding standard," *Proc. of the IEEE LASCAS Conf.*, 2013.

[4] E. Kalali et al., "A reconfigurable HEVC sub pixel interpolation hardware," *Proc. of the IEEE ICCE Conf.*, 2013.

[5] C. M. Diniz et al., "A reconfigurable hardware architecture for fractional pixel interpolation in high efficiency video coding," *IEEE Comput.-Aided Des. Integr. Circuits Syst.*, vol. 34, no. 2, pp. 238–251, 2015.

Comparison with the State of the Art



[3] V. Afonso et al., "Low cost and high throughput FME interpolation for the HEVC emerging video coding standard," *Proc. of the IEEE LASCAS Conf.*, 2013.

[4] E. Kalali et al., "A reconfigurable HEVC sub pixel interpolation hardware," *Proc. of the IEEE ICCE Conf.*, 2013.

[5] C. M. Diniz et al., "A reconfigurable hardware architecture for fractional pixel interpolation in high efficiency video coding," *IEEE Comput.-Aided Des. Integr. Circuits Syst.*, vol. 34, no. 2, pp. 238–251, 2015.

Outline


- Introduction
 - CERBERO and Cyber Physical Systems
 - HEVC Codec and Software Approximate Computing
- Approximate HEVC interpolators
 - Coarse-Grained Reconfiguration
 - From CG HEVC Interpolators to CGR HEVC Interpolators
- Results
 - Achieved Adaptivity
 - Comparison with the State of the Art
- **Conclusions**

Conclusions

- **CERBERO**: continuous design environment for **Cyber-Physical Systems (CPS)**
 - run-time F/NF requirements driven adaptivity
- **HEVC** power/energy hungry, latest video coding standard
 - **Approximate computing** on HEVC interpolators demonstrated to provide energy versus quality trade-off
- **Coarse-Grained Reconfiguration (CGR)** allows approximation of HEVC interpolators in hardware
 - our solution challenges outperforms state of the art solutions

Future Directions

At the CPS physical level **application specific efficient accelerators** capable of providing **flexibility and dynamic adaptation to changeable F/NF requirements**.



Acknowledgements

The CERBERO project has received funding from the EU Commission's H2020 Programme under grant agreement No 732105.



Dynamic Trade-Off Management for CPS



Tiziana Fanni

tiziana.fanni@diee.unica.it