

## **Efficient FPGA implementation of a Digital Transparent Satellite Processor**

V. Sulli<sup>1</sup>, G. Marini<sup>1</sup>, F. Santucci<sup>1</sup>, M. Faccio<sup>1</sup>,

<sup>1</sup>DISIM (Department of Information Engineering, Computer Science and Mathematics), University of L'Aquila, L'Aquila, Italy

The evolution of satellite systems for telecommunications has been driven for decades by the need to overcome the limitation of network configurations relying on pure star topologies, that are typical of transparent satellite architectures, and to support instead more advanced mesh topologies that are typically enabled by regenerative satellite architectures. Current perspectives for satellite communications are massively envisaging the introduction of a new generation of satellites based on semi-transparent transponder architectures. In this frame, technological constraints related to the development and implementation of novel payloads, that include significant on-board digital processing, call for careful system modeling and accurate digital hardware design in order to enable feasible trade-offs between hardware efficiency and overall link-budget performance.

In the context presented above the design and implementation of digital systems based on a top-down approach makes it difficult to accomplish objectives related to execution time and area size while meeting communication performance requirements across the whole satellite link. A bottom-up approach can be instead proposed once a theoretical framework has been developed and a complete design flow has been proposed for a Digital Transparent Processor (DTP): it moves from system requirements and brings to a detailed definition of digital HW components in the DTP. By relying on our extensive work documented in [1]- [5] in this talk we will present and discuss an FPGA-based prototype benchmark that has been developed in our lab to validate the framework.

### **References**

- [1] V. Sulli, D. Giancristofaro, F. Santucci, M. Faccio, "An Analytical Method for Performance Evaluation of Digital Transparent Satellite Processors", in Proc. of IEEE GLOBECOM 2016, Washington DC, 4-8 Dec., 2016.
- [2] V. Sulli, D. Giancristofaro, F. Santucci, M. Faccio, "Computing the Hardware Complexity of Digital Transparent Satellite Processors on the Basis of Performance Requirements", in Proc. of IEEE ICC 2017, Paris, 21-25 May, 2017.
- [3] V. Sulli, D. Giancristofaro, F. Santucci, M. Faccio, "Performance of Digital Satellite Processors through Equivalent Noise Models", submitted for publication, March 2017.
- [4] V. Sulli, D. Giancristofaro, F. Santucci, M. Faccio, G. Marini, "Design of Digital Satellite Processors: from Communications Link Performance to Hardware Complexity", submitted for publication, July 2017.
- [5] V. Sulli, D. Giancristofaro, F. Santucci, M. Faccio, G. Marini, "Design of Digital Transparent Satellite Processors: Performance Modelling, HW complexity and Validation in a real FPGA implementation benchmark", submitted for presentation and publication, July 2017.