

**PULP**  
Parallel Ultra Low Power

# *Flexible and Scalable Acceleration Techniques for Low-Power Edge Computing*

*2nd Italian Workshop on Embedded Systems*

*Università degli Studi di Roma “La Sapienza,”*

*8.9.2017*

**Francesco Conti<sup>1,2</sup>, Davide Rossi<sup>1</sup>, Luca Benini<sup>1,2</sup>**  
[f.conti@unibo.it](mailto:f.conti@unibo.it)



ALMA MATER STUDIORUM A.D. 1088  
**UNIVERSITÀ DI BOLOGNA**

<sup>1</sup>*Energy Efficient Embedded Systems Laboratory*

**ETH** zürich

<sup>2</sup>*Integrated Systems Laboratory*

# Computing for the Internet of Things





***Battery + Harvesting powered  
→ a few mW power envelope***

# Computing for the Internet of Things

## Sense


### MEMS IMU




### MEMS Microphone



### ULP Imager



### EMG/ECG/EIT





100  $\mu$ W  $\div$  2 mW

**Battery + Harvesting powered  
→ a few mW power envelope**

# Computing for the Internet of Things

## Sense


MEMS IMU




MEMS Microphone



ULP Imager




EMG/ECG/EIT



**100  $\mu$ W  $\div$  2 mW**

## Analyze and Classify



**1  $\div$  25 MOPS  
1  $\div$  10 mW**





***Battery + Harvesting powered  
→ a few mW power envelope***

# Computing for the Internet of Things

## Sense


MEMS IMU




MEMS Microphone



ULP Imager



EMG/ECG/EIT



$100 \mu\text{W} \div 2 \text{ mW}$

## Analyze and Classify

$\mu\text{Controller}$

e.g. CortexM

IOs

$1 \div 25 \text{ MOPS}$   
 $1 \div 10 \text{ mW}$



*Battery + Harvesting powered  
→ a few mW power envelope*

## Transmit

Short range, medium BW



Low rate (periodic) data



SW update, commands


Long range, low BW



Idle:  $\sim 1 \mu\text{W}$   
Active:  $\sim 50 \text{ mW}$

# The Road to Efficiency



Adapted from Borkar and Chien, The Future of Microprocessors, Communications of the ACM, May 2011



# Computing for the Internet of Things

## Sense

MEMS IMU




MEMS Microphone



ULP Imager




EMG/ECG/EIT



$100 \mu\text{W} \div 2 \text{ mW}$

## Analyze and Classify



$1 \div 2000 \text{ MOPS}$   
 $1 \div 10 \text{ mW}$



**Battery + Harvesting powered  
→ a few mW power envelope**

## Transmit

Short range, medium BW



Low rate (periodic) data



SW update, commands

Long range, low BW





Idle: ~ $1 \mu\text{W}$   
Active: ~ $50 \text{ mW}$

# Computing for the Internet of Things

## Sense

MEMS IMU




MEMS Microphone



ULP Imager




EMG/ECG/EIT



$100 \mu\text{W} \div 2 \text{ mW}$



## Analyze and Classify



**Battery + Harvesting powered  
→ a few mW power envelope**

## Transmit

Short range, medium BW



Low rate (periodic) data




SW update, commands

Long range, low BW



**Idle: ~1μW  
Active: ~ 50mW**

# PULP architecture outline




**Parallel Ultra Low Power in a nutshell: energy efficiency** for the IoT through

- near-threshold ULP execution
- parallel computing
- architecture targeted at low power


Targeting **100-1000 GOPS/W** of performance/Watt (**>100x** of current MCUs)

A joint effort of **University of Bologna**, **ETH Zurich** and other academic and industrial partners.



Parallel access to shared memory → Flexibility

# PULP architecture outline




**Parallel Ultra Low Power in a nutshell: energy efficiency** for the IoT through

- near-threshold ULP execution
- parallel computing
- architecture targeted at low power


Targeting **100-1000 GOPS/W** of performance/Watt (**>100x** of current MCUs)

A joint effort of **University of Bologna**, **ETH Zurich** and other academic and industrial partners.



Shared I\$ + L0 fetch buffer → Efficiency

# PULP architecture outline




**Parallel Ultra Low Power in a nutshell: energy efficiency** for the IoT through

- near-threshold ULP execution
- parallel computing
- architecture targeted at low power


Targeting **100-1000 GOPS/W** of performance/Watt (**>100x** of current MCUs)

A joint effort of **University of Bologna**, **ETH Zurich** and other academic and industrial partners.



Hybrid memory: SRAM+SCM →  
can work at very low Vdd

# PULP architecture outline




**Parallel Ultra Low Power in a nutshell: energy efficiency** for the IoT through

- near-threshold ULP execution
- parallel computing
- architecture targeted at low power


Targeting **100-1000 GOPS/W** of performance/Watt (**>100x** of current MCUs)

A joint effort of **University of Bologna**, **ETH Zurich** and other academic and industrial partners.



HW Synch → Faster core shutdown + parallelism

# PULP architecture outline




**Parallel Ultra Low Power** in a nutshell:  
**energy efficiency** for the IoT through

- near-threshold ULP execution
- parallel computing
- architecture targeted at low power


Targeting **100-1000 GOPS/W** of  
performance/Watt (**>100x** of current  
MCUs)

A joint effort of **University of Bologna**,  
**ETH Zurich** and other academic and  
industrial partners.




Fine-grain Clk-Gating + Body-Bias → Less Power

# PULP architecture outline




# How to get even more efficient?


Adapted from Borkar and Chien, The Future of Microprocessors, Communications of the ACM, May 2011




# HW Acceleration in Tightly-Coupled Clusters




# HW Acceleration in Tightly-Coupled Clusters





# HW Acceleration in Tightly-Coupled Clusters





# HW Processing Engines



# HW Processing Engines



# HW Processing Engines



# PULP: a busy silicon schedule 2013-2???

- **ST 28nm FDSOI**

- PULP1
- PULP2
- PULP3 (**on board**)

- **UMC 65nm**

- Artemis, Hecate, Selene, Diana - FPU
- Mia Wallace – full system (**on board**)
- Imperio - PULPino chip (**on board**)
- Fulmine – secure smart analytics (**on board**)
- Patronus – tiny cores (**taped out**)

- **GF 28nm**

- Honey Bunny – first RISC-V based (**on board**)

- **GF 22nm**

- Ariane – RISC-V 64bit core (**under development**)
- Quentin – second-gen PULPino MCU (**under development**)

- **UMC 180nm**

- Sir10us
- Or10n

- **SMIC 130nm**




- VivoSoC
- VivoSoC2 (**on board**)

- **ALP 180nm**

- Diego
- Manny




- **TSMC 40nm**

- Mr. Wolf (**taping out**)




# PULP: a busy silicon schedule 2013-2???

- **ST 28nm FDSOI**
  - PULP1
  - PULP2
  - PULP3 (**on board**)
- **UMC 65nm**
  - Artemis, Hecate, Selene, Diana - FPU
  - Mia Wallace – full system (**on board**)
  - Imperio - PULPino chip (**on board**)
  - Fulmine – secure smart analytics (**on board**)
  - Patronus – tiny cores (**taped out**)
- **GF 28nm**
  - Honey Bunny – first RISC-V based (**on board**)
- **GF 22nm**
  - Ariane – RISC-V 64bit core (**under development**)
  - Quentin – second-gen PULPino MCU (**under development**)
- **UMC 180nm**
  - Sir10us
  - Or10n
- **SMIC 130nm**
  - VivoSoC
  - VivoSoC2 (**on board**)
- **ALP 180nm**
  - Diego
  - Manny
- **TSMC 40nm**
  - Mr. Wolf (**taping out**)




# The *Fulmine* System-on-Chip




## Fulmine SoC:

- UMC 65nm technology
  - 6.86 mm<sup>2</sup>
- 4 cores, 2 accelerators
  - **HWCE** for 3D conv layers
  - **HWCrypt** for AES
  - **DSP-optimized** cores
- 64 kB of L1, 192 kB of L2
- uDMA for I/O with no SW intervention
  - QSPI master/slave
  - I<sup>2</sup>C
  - I<sup>2</sup>S
  - UART


# The *Fulmine* PULP cluster for Secure Smart Analytics




# HWPEs for CNNs?




# The Fulmine PULP cluster for Secure Smart Analytics




# The Fulmine PULP cluster for Secure Smart Analytics




# The *Fulmine* PULP cluster for Secure Smart Analytics



# The *Fulmine* PULP cluster for Secure Smart Analytics




# Fulmine SoC performance and power envelope



# State-of-the-Art comparison

CRYPTOGRAPHY	OUR WORK	Zhang et al. [2] VLSI'16	Mathew et al. [1] JSSC'15 @ 0.9V	Mathew et al. [1] JSSC'15 @ 0.43V
Technology	UMC 65nm LL 1P8M	TSMC 40nm	Intel 22nm	Intel 22nm
Operating Point	0.8V, 84MHz	0.9V, 1.3 GHz	0.9V, 1.13 GHz	0.43V, 324 MHz
Area	5.75 mm <sup>2</sup> (SoC) 0.56 mm <sup>2</sup> (HWCRYPT)	0.42 mm <sup>2</sup> (AES)	0.19 mm <sup>2</sup> (AES)	0.19 mm <sup>2</sup> (AES)
Power	27 mW (SoC)	439 mW (AES)	13 mW (AES)	428 µW (AES)
Performance	1.76 Gbit/s	0.446 Gbit/s	0.432 Gbit/s	0.124 Gbit/s
Energy Efficiency	65.2 Gbit/s/W	13 Gbit/s/W	33.2 Gbit/s/W	289 Gbit/s/W
Supported Schemes	AES-XTS, AES-ECB, Keccak-f400, LR masking/shuffling	AES-ECB	AES-ECB	AES-ECB
CNN	OUR WORK	Eyeriss [3] ISSCC'16	Sim et al. [4] ISSCC'16	
Technology	UMC 65nm LL 1P8M	TSMC 65nm LP 1P9M	65nm 1P8M	
Operating Point	0.8V, 84MHz	1V, 200MHz	1.2V, 128MHz	
Area	5.75 mm <sup>2</sup> (SoC) 0.35 mm <sup>2</sup> (HWCE)	12.25 mm <sup>2</sup>	16 mm <sup>2</sup>	
Power	14 mW (SoC)	288 mW	45 mW	
Performance	1.85/3.44/4.64 GMac/s	21.4 GMac/s	32 GMac/s	
Energy Efficiency	132/246/331 GMac/s/W	74.3 GMac/s/W	710 GMac/s/W	
Arithmetic Precision	Fixed point 16/8/4x16 bits	Fixed point 16x16 bits	Fixed point 16x16/24x24 bits	


# Example application: secure aerial surveillance



*Fulmine silicon measurements for CONV, AES, DMA + datasheet values for COTS FRAM, Flash*

- **ResNet-based CNN** secured at the cluster boundary with **AES** encryption
- An example application for a smart endnode mounting a Fulmine chip...

# Thanks for your attention...



<http://www.pulp-platform.org>  
GitHub: [pulp-platform](#)  
[pulp-info@list.ee.ethz.ch](mailto:pulp-info@list.ee.ethz.ch)



**ETH** zürich



**EPFL**  
ÉCOLE POLYTECHNIQUE  
FÉDÉRALE DE LAUSANNE



  
**lowRISC**



**GREENWAVES**  
TECHNOLOGIES



  
life.augmented


  
**GLOBAL  
FOUNDRIES**

 **PULP**

# BACKUP SLIDES


# PULP: pJ/op Parallel ULP computing

**pJ/op** is traditionally the target of ASIC + super-small research µControllers




**Parallel + Programmable + Heterogeneous ULP computing**  
**1mW-10mW active power**


# An example: Secured AlexNet




# An example: Secured AlexNet




# An example: Secured AlexNet




# Power Breakdown




# Accelerating CNNs




# Hardware Convolution Engine



# But how to map full CNNs on PULP?




# But how to map full CNNs on PULP?




Essentially, a problem of optimizing  
**data exchange**

1. Maximize **data reuse**
2. Avoid **unneeded transfers back and forth**





high bandwidth ☺  
low latency ☺  
low access energy ☺  
very small ☹☹☹




relatively low bandwidth ☺  
high latency ☹  
high access energy ☹☹☹  
big or very big ☺

Higher level  
Memory (e.g. L3)

# Mapping CNNs on PULP




Shared  
L1 Memory




1. Copy **all weights** for current layer from L3→L1

# Mapping CNNs on PULP



Core #1

Core #2





Shared  
memory

High  
level  
memory  
(e.g. L3)




2. Copy input **tile 0** from L3→L1  
(stripe of  $N$  input features)

# Mapping CNNs on PULP




3. Copy input **tile 1** from L3→L1  
+ **compute** on tile 0 (double buffering)

# Mapping CNNs on PULP




3. When computation on a tile is **complete** for the given layer, write it back to L3


# Accelerating CNNs




# Tiling



# Tiling



# Tiling on Input Features



# Tiling on Output Features

